

What is claimed is:

1. A semiconductor device comprising:

*5uB By cont.*  
a semiconductor substrate having a first conductivity<sup>20</sup> type;

5 a first well having a second conductivity type formed in a first region in a major surface of the semiconductor substrate;

*400*  
a second well having the first conductivity type formed in a second region in the major surface of the semiconductor substrate;

*150 p-chan*  
10 a first MOS transistor having the first conductivity type and a first contact<sup>60B</sup> region having the second conductivity type formed in the first well;

*150 n-chan*  
15 a second MOS transistor having the second conductivity type and a second contact<sup>60B</sup> region having the second conductivity type formed in the second well;

*240*  
a heavily doped region of buried layer having the second conductivity type formed at a portion corresponding to the

313  
B4  
cont.

first contact region in the first well; and

a heavily doped region of buried layer having the first conductivity type formed at a portion corresponding to the second contact region in the second well.

5           2.    The semiconductor device as claimed in claim 1, wherein the heavily doped regions of buried layers having the first and second conductivity types are spaced at a distance of about 0.25 to 1.0  $\mu\text{m}$  beneath the major surface of the semiconductor substrate.

10           3.    The semiconductor device as claimed in claim 1, wherein the junction depth of the first and second wells is 1.5 to 2.0  $\mu\text{m}$ .

15           4.    The semiconductor device as claimed in claim 1, wherein the concentration of the heavily doped region of buried layer having the first conductivity type is higher than that of the second well and lower than that of the second

52B  
B4  
cancel.  
contact region.

5. The semiconductor device as claimed in claim 1,  
wherein the concentration of the heavily doped region of  
buried layer having the second conductivity type is higher  
than that of the first well and lower than that of the first  
contact region.

6. A method of fabricating a semiconductor device  
comprising the steps of:

forming a field oxide layer on a semiconductor substrate  
having a first conductivity type where the semiconductor  
substrate is included first and second MOS transistor regions  
and first and second contact regions;

forming a first well having a second conductivity type in  
the major surface of the semiconductor substrate having the  
first MOS transistor region and the first contact region;

forming a heavily doped region of buried layer having the  
second conductivity type at a portion spaced corresponding to

the first contact region in the first well;

forming a second well having the first conductivity type in the semiconductor substrate having the second MOS transistor region and the second contact region; and

5 forming a heavily doped region of buried layer having the first conductivity type at a portion spaced corresponding to the second contact region in the second well.

10 7. The method as claimed in claim 6, wherein the heavily doped region of buried layer having the first and second conductivity types are spaced at a distance of about 0.25 to 1.0  $\mu\text{m}$  beneath the major surface of the semiconductor substrate.

8. The method as claimed in claim 6, wherein the junction depth of the first and second wells is 1.5 to 2.0  $\mu\text{m}$ .

15 9. The method as claimed in claim 6, wherein the concentration of the heavily doped region of buried layer

having the first conductivity type is higher than that of the second well and lower than that of the second contact region.

10. The method as claimed in claim 6, wherein the  
5 concentration of the heavily doped region of buried layer having the second conductivity type is higher than that of the first well and lower than that of the first contact region.

add  
B5

add C16